NBTI Mitigation Method by Inputting Random Scan-In Vectors in Standby Time

نویسندگان

  • Hiroaki Konoura
  • Toshihiro Kameda
  • Yukio Mitsuyama
  • Masanori Hashimoto
  • Takao Onoye
چکیده

Negative Bias Temperature Instability (NBTI) is one of the serious concerns for long-term circuit performance degradation. NBTI degrades PMOS transistors under negative bias, whereas they recover once negative bias is removed. In this paper, we propose a mitigation method for NBTI-induced performance degradation that exploits the recovery property by shifting random input sequence through scan paths. With this method, we prevent consecutive stress that causes large degradation. Experimental results reveal that random scan-in vectors successfully mitigate NBTI and the path delay degradation is reduced by 71% in a test case when standby mode occupies 10% of total time. We also confirmed that 8-bit LFSR is capable of random number generation for this purpose with low area and power overhead. key words: NBTI, NBTI mitigation, performance degradation, scan path, aging, reliability

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Temperature-Aware NBTI Modeling Techniques in Digital Circuits

Negative bias temperature instability (NBTI) has become a critical reliability phenomena in advanced CMOS technology. In this paper, we propose an analytical temperature-aware dynamic NBTI model, which can be used in two circuit operation cases: executing tasks with different temperatures, and switching between active and standby mode. A PMOS Vth degradation model and a digital circuits’ tempor...

متن کامل

Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ

One of the major reliability concerns in nano-scale VLSI design is the time dependent Negative Bias Temperature Instability (NBTI) degradation. Due to the higher operating temperature and increasing vertical oxide field, threshold voltage (Vt) of PMOS transistors can increase with time under NBTI. In this paper, we examine the impact of NBTI degradation in memory elements of digital circuits, f...

متن کامل

An Integrated IVCCRL Approach for the reduction of Negative Bias Temperature Instability in an AES Core

— Reliability of Circuits is one of the major concerns in VLSI circuits and systems designs. Negative Bias Temperature Instability(NBTI), which has a deteriorating effect on the threshold voltage and the drive current of semiconductor devices, is emerging as a major reliability degradation mechanism [1].An important Reliability issue in the recent times is the Negative bias temperature instabil...

متن کامل

بررسی و مدل‌سازی اثر ناپایداری در دمای بالا و بایاس منفی (NBTI) و تزریق حامل‌های پرانرژی (HCI) در افزاره‌های چندگیتی نانومتری

In this paper, analytical models for NBTI induced degradation in a P-channel triple gate MOSFET and HCI induced degradation in an N-channel bulk FinFET are presented, through solving the Reaction-Diffusion equations multi-dimensionally considering geometry dependence of this framework of equations. The new models are compared to measurement data and gives excellent results. The results interpre...

متن کامل

Logic Design Style based NBTI Degradation Study using Verilog

Negative Bias Temperature Instability (NBTI) is identified as one of the most critical reliability concerns for nanometer scale digital VLSI integrated circuits. Degradation occurring in threshold voltages of PMOS device is most critical as it decides the lifetime of digital circuits in the deep sub-micron technologies. Research on NBTI is active only within community of the device and reliabil...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Transactions

دوره 97-A  شماره 

صفحات  -

تاریخ انتشار 2014